GitHub Trending Verilog

FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket

Verilog31459Built by

HDL libraries and projects

Verilog1,9961,674Built by

The USRP™ Hardware Driver Repository

Verilog1,264776Built by

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog4,338988Built by

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Verilog711521Built by

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog2,988989Built by