GitHub Trending SystemVerilog This Month

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog3,854882Built by

Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

SystemVerilog2,015788Built by

OpenTitan: Open source silicon root of trust

SystemVerilog3,5981,088Built by

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog12,8521,236Built by

No repository description provided.

SystemVerilog16244Built by

HW Design Collateral for Caliptra RoT IP

SystemVerilog150102Built by

HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.

SystemVerilog4856Built by

No repository description provided.

SystemVerilog5435Built by