GitHub Trending SystemVerilog

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog3,854882Built by

HW Design Collateral for Caliptra RoT IP

SystemVerilog150102Built by

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog12,8511,236Built by

Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

SystemVerilog2,015788Built by