Search credible GitHub repositories.

VHDL 2008/93/87 simulator

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.

All in one vscode plugin for HDL development

Open Logic FPGA Standard Library

VUnit is a unit testing framework for VHDL/SystemVerilog

A work-in-progress for what is to be a software-free web server for static content.

GameCube Digital AV converter

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

GPL v3 2D/3D graphics engine in verilog

基于ZYNQ+AD9363的开源SDR硬件

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Arduino MIPI DSI Shield

SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.

A huge VHDL library for FPGA and digital ASIC development

保存一下我自己整理的北理工计科的学习资料，欢迎分享资源

bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/

SNES for the Analogue Pocket

A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz

Parallella board design files

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

Community created parallella projects

A Forth CPU and System on a Chip, based on the J1, written in VHDL

VHDL synthesis (based on ghdl)

SPI Master for FPGA - VHDL and Verilog

基于verilog实现了ISP图像处理IP

Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

Turning .NET software into FPGA hardware for faster execution and lower power usage.