01
pulp-platform/axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
- Stars
- 1.7K
- Forks
- 368
- Pushed
- Unknown
Repositories from this owner that have appeared in GitHub Trending.
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Common SystemVerilog components